

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 271 665 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
02.01.2003 Bulletin 2003/01

(51) Int Cl.7: H01L 33/00

(21) Application number: 02254439.9

(22) Date of filing: 25.06.2002

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

- Sekiguchi, Hideki, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)
- Yamashita, Atsuko, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)
- Takimoto, Kazuhiro, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)
- Takahashi, Koichi, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)

(30) Priority: 25.06.2001 JP 2001191724
27.09.2001 JP 2001297042

(71) Applicant: Kabushiki Kaisha Toshiba
Tokyo 105-8001 (JP)

(74) Representative: Granleese, Rhian Jane
Marks & Clerk,
57-60 Lincoln's Inn Fields
London WC2A 3LS (GB)

(72) Inventors:
• Yoshitake, Shunji, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)

(54) Semiconductor light emitting device

(57) A semiconductor light emitting device is disclosed in which a semiconductor multilayer structure (11 to 16) including a light emitting layer (13) is formed on a substrate (10) and light is output from the opposite surface of the semiconductor multilayer structure (11 to

16) from the substrate (10). The light output surface is formed with a large number of protrusions in the form of cones or pyramids. To increase the light output efficiency, the angle between the side of each protrusion and the light output surface is set to between 30 and 70 degrees.




FIG. 1B

Description

[0001] The present invention relates to a semiconductor light emitting diode, such as a light emitting diode (LED) or a laser diode (LD). More specifically, the present invention relates to a semiconductor light emitting device having its light output surface made rough.

[0002] Conventionally, a high intensity LED has been fabricated by forming a double-heterostructure light emitting region on a semiconductor substrate and then forming a current diffusing layer on the light emitting region. For this reason, packaging the high intensity LED with a resin results in a structure in which the top of the current diffusing layer is covered with the passivating transparent resin.

[0003] With such a structure, the critical angle associated with the current diffusing layer (the refractive index is in the range of 3.1 to 3.5) and the vitreous resin (the refractive index is of the order of 1.5) is in the range of 25 to 29 degrees. Of light that travels from the light emitting region toward the vitreous resin, the light that strikes the layer - resin interface at angles larger than the critical angle will suffer total internal reflections. This will significantly reduce the probability of light produced within the LED being emitted to the outside. At present, the probability (light output efficiency) is of the order of 20%.

[0004] There is a method of improving the light output efficiency by forming a film of high refractive index on the current diffusing layer to thereby increase the critical angle. However, even with this method, an increase in the efficiency is low, of the order of 20%.

[0005] Thus, the conventional LEDs that are packaged with transparent resin material suffer from the problem that the light output efficiency is low. This is because, at the interface between the transparent resin and the top layer of semiconductor multi-layer structure including a light emitting layer, most of the light that strikes the interface at angles suffers total internal reflections. This problem is common to surface-emitting LDs.

[0006] According to an aspect of the present invention, there is provided a surface-emitting semiconductor light emitting device comprising: a substrate having a major surface; a semiconductor multilayer structure formed on the major surface of the substrate and including a light emitting layer, emitted light being output from the opposite surface of the multilayer structure from the substrate; and a plurality of protrusions formed on the light output surface of the semiconductor multilayer structure, the angle between the base and side of each protrusion being set to between 30 and 70 degrees.

[0007] According to another aspect of the present invention, there is provided a surface-emitting semiconductor light emitting device comprising: a substrate having a major surface; and a semiconductor multilayer structure formed on the major surface of the substrate and including a light emitting layer, light being output

from the opposite surface of the semiconductor multi-layer structure and the light output surface having been subjected to a roughening process so that a large number of protrusions and recesses is formed thereon, the distance between the peak and valley of each protrusion and recess being set to between 50 nm and the wavelength of light emitted by the light emitting layer.

[0008] This summary of the invention does not necessarily describe all necessary features so that the invention may also be a sub-combination of these described features.

[0009] The invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

FIGS. 1A, 1B and 1C are cross-sectional views, in the order of steps of manufacture, of a green LED according to a first embodiment of the present invention;

FIG. 2 is an enlarged cross-sectional view of protrusions formed on the light output surface of the LED of FIG. 1;

FIG. 3 is a plan view of an electrode pattern of the LED of FIG. 1;

FIG. 4 is a plot of the angle between the side of the protrusion and the substrate surface versus the light output efficiency of the LED of FIG. 1;

FIG. 5 is a cross-sectional view of a green LED according to a second embodiment of the present invention;

FIGS. 6A and 6B are cross-sectional views, in the order of steps of manufacture, of a green LED according to a third embodiment of the present invention;

FIG. 7 is an enlarged cross-sectional view of the neighborhood of the light output surface in the third embodiment;

FIG. 8 is a cross-sectional view of a surface-emitting LD according to a third embodiment of the present invention;

FIGS. 9A, 9B and 9C are cross-sectional views, in the order of steps of manufacture, of a green LED according to a fifth embodiment of the present invention;

FIG. 10 shows a plot of the light output efficiency versus the height of protrusions in the LED of FIG. 5; FIG. 11 shows a plot of the light output efficiency versus the height of protrusions comparable in size with the emitted wavelength;

FIG. 12 shows a plot of the light output efficiency versus the refractive index when the surface of the antireflection film is roughened;

FIG. 13 shows a plot of the light output efficiency versus the refractive index when the surface of the antireflection film is made smooth;

FIGS. 14A to 14E are sectional views illustrating various surface configurations of the antireflection film which may be used in the invention;

FIG. 15 is a cross-sectional view of a green LED according to a sixth embodiment of the present invention; and

FIG. 16 is a cross-sectional view of a surface-emitting LD according to a seventh embodiment of the present invention.

[0010] The preferred embodiments of the present invention will be described with reference to the accompanying drawings.

[0011] FIGS. 1A, 1B and 1C are cross-sectional views, in the order of steps of manufacture, of a green LED according to a first embodiment of the present invention.

[0012] First, as shown in FIG. 1A, onto an n-type GaAs substrate 10 of 250 μm in thickness, an n-type GaAs buffer layer 11 of 0.5 μm in thickness is grown by means of metal-organic CVD (MOCVD) using AsH_3 as a group V element source gas. After that, by means of MOCVD using PH_3 as a group V element source gas and under conditions of a PH_3 partial pressure of 200 Pa and a total pressure of 5×10^3 Pa, an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 12 of 0.6 μm in thickness and an undoped $\text{In}_{0.5}(\text{Ga}_{0.55}\text{Al}_{0.45})_{0.5}\text{P}$ active layer 13 of 1.0 μm in thickness are grown in sequence.

[0013] Subsequently, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 14 of 1.0 μm in thickness is grown by means of MOCVD with the PH_3 partial pressure reduced to 10 Pa and the total pressure kept at 5×10^3 Pa. After that, a p-type GaAs contact layer 16 of 0.1 μm in thickness is grown by means of MOCVD using AsH_3 as a group V element source gas. Each of the epitaxial layers from the buffer layer 11 to the contact layer 16 is grown in succession in the same chamber.

[0014] As described above, in growing the p-type InAlP cladding layer 14, when the PH_3 partial pressure in the MOCVD process is reduced to a sufficiently low pressure (not higher than 20 Pa), the surface of the epitaxial layer becomes roughened. To be specific, conical protrusions 20 are produced on the surface of the InAlP cladding layer 14 as shown in FIG. 2. The angle of each protrusion with respect to the substrate surface, i.e., the angle α made by the base and the side of each protrusion, becomes larger than 30 degrees.

[0015] Here, if, when the InAlP cladding layer 14 is being grown, the PH_3 partial pressure is in excess of 20 Pa, the surface of the cladding layer would become less roughened, increasing the possibility that each protrusion may fail to attain more than 30 degrees in the angle α made by its base and side. If, on the other hand, the PH_3 partial pressure is lower than 1 Pa, then the surface of the cladding layer 14 would become too much roughened and moreover its crystallinity would also become degraded. Therefore, the PH_3 partial pressure at the growth of the InAlP cladding layer 14 should preferably be in the range of 1 to 20 Pa.

[0016] Next, as shown in FIG. 1B, an ITO (Indium Thin Oxide) film 17 serving as a transparent electrode is

formed on a selected portion of the GaAs contact layer 16 through sputtering techniques. Subsequently, a p-side electrode (Zn-containing Au) 23 is formed on the ITO film 17. More specifically, a current block layer 21 and a GaAs layer 22 are grown on the ITO film 17 and then selectively etched so that they are left in the central area of the chip. Subsequent to this process, the AuZn electrode 23 is formed over the entire surface and then patterned so that it is left on the GaAs film 22 and selected portions of the ITO film 17.

[0017] FIG. 3 is a plan view illustrating a pattern of the p-side electrode 23. This electrode pattern is comprised of a circular pad 23a provided in the central area of the device so that a wire may be bonded, peripheral portions 23 provided along the edges of the device, and contact portions 23c that connect the peripheral portions 23b to the central pad 23a.

[0018] Next, as shown in FIG. 1C, the GaAs substrate 10 has its rear side polished to a thickness as small as 100 μm and then formed underneath with an n-side electrode (Ge-containing Au) 25. After that, the resulting structure is subjected to a heat treatment in an Ar atmosphere at 450°C for 15 minutes. Subsequently, the substrate 10, formed with the layers 11, 12, 13, 14, 16, 17, 21 and 22 and the electrodes 23 and 25, is scribed to obtain chips. Each individual chip is then housed in a resin package so that its light output surface is covered with a transparent resin not shown.

[0019] A single chip structure is illustrated in FIG. 1; however, in practice a plurality of chip structures as shown in FIG. 1 is formed on the same substrate 10 in order to form a plurality of chips at the same time. By scribing the substrate 10 at the final stage, it is separated into chips.

[0020] According to the present embodiment, as described above, the conical protrusions 20 can be formed on the surface of the cladding layer 14 by setting the PH_3 partial pressure lower than usual when the p-type InAlP cladding layer 14 is grown. The formation of the protrusions 20 allows the probability of incident light suffering total internal reflections at the interface between the topmost layer of the multi-layer structure including the light emitting layer and the transparent resin to be reduced. In particular, by setting the InAlP cladding layer growth time PH_3 partial pressure to between 1 and 20 Pa, the angle α made by the base and the side of each protrusion can be set to 30 degrees or more.

[0021] Here, a relationship between the incidence-on-resin probability (light output efficiency) and the angle of the protrusions 20 with respect to the substrate surface is shown in FIG. 4. In this figure, the angle is shown on the horizontal axis and the light output efficiency is shown on the vertical axis. The light output efficiency when the surface is free of protrusions and hence flat is taken to be unity. An improvement of more than ten percent was recognized when the angle α was 30 degrees or more. Conversely, when the angle α was too large, a reduction in the efficiency was recognized. With angles

in excess of 70 degrees, the efficiency fell below ten percent. Thus, the angle α should preferably range from 30 to 70 degrees.

[0022] The adoption of the protrusion structure as in this embodiment allows the light output efficiency to be increased by a factor of 1.15 in comparison with the conventional device without protrusions. That the light output efficiency can be increased without changing the basic device structure is extremely advantageous to LEDs.

[0023] Even though the angle α should be set to 30 degrees or more, all the protrusions need not necessarily meet this requirement. Most of the protrusions (for example, more than 90 percent) have only to meet the requirement. Even if each protrusion is formed so as to have an angle α in the range of 30 to 70 degrees, some of the resulting protrusions may have an angle of less than 30 degrees and some of them may have an angle of more than 70 degrees. There will arise no problem if the percentage of protrusions that have angles outside the range of 30 to 70 degrees is sufficiently low.

[0024] Thus, according to the present embodiment, the light output efficiency can be significantly improved by setting the angle α made by the base and the side of each protrusion to between 30 and 70 degrees, not by simply making the light output surface rough.

[0025] When the pitch or period of the protrusions 20 formed on the light output side is made extremely small, the effect of increasing the light output efficiency is reduced. According to our experiments, satisfactory effects were confirmed when the pitch of the protrusions was 0.5 μm or more. The current block layer 21 and the GaAs layer 22 on the transparent electrode 17 are not necessarily required. Even when the metal electrode 23 was directly formed on the transparent electrode 17, we confirmed similar effects.

[Second Embodiment]

[0026] Referring now to FIG. 5, there is illustrated, in sectional view, the structure of a green LED according to a second embodiment of the present invention.

[0027] In the second embodiment, each of grown layers is opposite in conductivity type to a corresponding one of the grown layers in the first embodiment and the basic structure and the method of manufacture of the LED remain unchanged from those of the first embodiment.

[0028] Onto a p-type GaAs substrate 30 are sequentially grown by means of MOCVD a p-type GaAs buffer layer 31 of 0.5 μm in thickness, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 32 of 0.6 μm in thickness, an undoped InGaIP active layer 33 of 1.0 μm in thickness, an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 34 of 1.0 μm in thickness, and an n-type GaAs contact layer 36 of 0.1 μm in thickness. A transparent ITO film 37 is then formed on the contact layer 36 by means of sputtering techniques.

[0029] As in the first embodiment, in growing the n-type InAlP cladding layer 34, the PH_3 partial pressure

in the MOCVD process is reduced to a sufficiently low pressure (20 Pa or below). Thereby, conical protrusions are produced on the surface of the InAlP cladding layer 34 as in the first embodiment. The angle α of each protrusion with respect to the substrate surface becomes 30 degrees or more.

[0030] A current block layer 41 and a GaAs layer 42 are formed on a selected portion of the ITO film 37 and an n-side electrode 43 consisting of AuGe is formed on selected portions of the GaAs layer 42 and the ITO film 37. The GaAs substrate 30 is formed underneath with a p-type electrode 45 made of ZnAu.

[0031] With such a structure as described above, the conical protrusions formed on the surface of the n-type InAlP cladding layer 34 allows the probability of incidence of light on the transparent resin for packaging to be increased as in the first embodiment.

[Third Embodiment]

[0032] FIGS. 6A and 6B are sectional views, in the order of steps of manufacture, of a green LED according to a third embodiment of the present invention.

[0033] First, as shown in FIG. 6A, onto an n-type GaAs substrate 50 of 250 μm in thickness are sequentially grown by means of MOCVD an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 12 of 0.6 μm in thickness, an undoped $\text{In}_{0.5}(\text{Ga}_{0.55}\text{Al}_{0.45})_{0.5}\text{P}$ active layer 53 of 1.0 μm in thickness, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 54 of 1.0 μm in thickness, an n-type InGaP current diffusing layer 55 of 3.0 μm in thickness, and a p-type GaAs contact layer 56 of 0.1 μm in thickness. For epitaxial growth of these layers, the MOCVD techniques are used as in the first embodiment.

[0034] Next, an annealing step is performed at a temperature equal to or higher than the epitaxial temperature (not lower than 600°C) in order to change the epitaxial surface topography. Thereby, the surface of the current diffusing layer 55 becomes roughened to form protrusions. Afterward, a p-side electrode 63 is formed on the current diffusing layer 55 and an n-side electrode 65 is formed on the back of the substrate 50. Subsequently, the exposed portion of the p-GaAs layer 56 is removed. Thus, the structure shown in FIG. 6B is completed.

[0035] Here, the surface roughening by annealing will be described in more detail. As the gases used in the annealing step, an inert gas, such as hydrogen, and a group V element gas (for example, AsH_3) different from group V elements (for example, P) constituting the epitaxial films (III-V compound materials, for example, InGaIP) are introduced. The group V element (P) in the epitaxial surface layer is reevaporated. Further, as the next step, an epitaxial step is performed on the roughened surface (the type of film: a transparent film of, say, GaP).

[0036] Thus, P is extracted from the surface of the InGaP current diffusing layer 55, so that the surface be-

comes roughened as shown in FIG. 7. A transparent GaP layer 57 is then grown on the rough surface of the InGaP layer 56. The desired surface topography for increasing the light output efficiency is one in which a large number of convex conical protrusions are formed over the surface, which is obtained from a conventional epitaxial surface in a state of mirror surface ($R_{\text{max}} = 5 \text{ nm}$). The angle of each conical protrusion with respect to the base is larger than 30 degrees.

[0037] With such a structure as well, the conical protrusions formed on the surface of the current diffusing layer 55 allows the probability of incidence of light on the transparent resin for packaging to be increased as in the first embodiment.

[0038] The p-type GaAs contact layer 56 need not necessarily be removed; however, if it absorbs light of the emitted wavelength, it should preferably be removed.

[Fourth Embodiment]

[0039] In FIG. 8, there is illustrated, in sectional view, the structure of a surface-emitting LD according to a fourth embodiment of the present invention.

[0040] First, on an n-type GaAs substrate 70 of $250 \mu\text{m}$ in thickness are sequentially grown an n-type GaAs buffer layer 71 of $0.5 \mu\text{m}$ in thickness and a DBR reflecting layer 78 consisting of stacked $\text{n-In}_{0.5}\text{Al}_{0.5}\text{P/n-GaAs}$ films.

[0041] Subsequently, an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 72 of $0.6 \mu\text{m}$ in thickness, an undoped MQW active layer 73 of $\text{In}_{0.5}(\text{Ga}_{0.55}\text{Al}_{0.45})_{0.5}\text{P/In}_{0.5}\text{Ga}_{0.5}\text{P}$, and a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 74 of $0.6 \mu\text{m}$ in thickness are grown in sequence, thus forming a double heterostructure. Subsequently, a DBR reflecting layer 79 consisting of stacked $\text{p-In}_{0.5}\text{Al}_{0.5}\text{P/p-GaAs}$ films, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ current diffusing layer 76 of $1.0 \mu\text{m}$ in thickness and a p-type GaAs contact layer 77 of $0.1 \mu\text{m}$ in thickness are grown in sequence.

[0042] Each of the epitaxial layers from the buffer layer 71 to the contact layer 77 is grown in succession in the same chamber through the use of MOCVD techniques. The type of gas used and the pressure thereof are selected so that each layer is grown well. In growing the current diffusing layer 76, as in the first embodiment, the PH_3 partial pressure is reduced to a sufficiently low value of, for example, 10 Pa so as to allow the layer surface to become roughened.

[0043] Next, a resist pattern is formed on the contact layer 77 and the layers through the n-type cladding layer 72 are then etched away using the resist pattern as a mask to thereby form a laser ridge. Subsequently, an insulating film 81 is formed except the top of the ridge and then a p-type electrode (Zn-containing Au) is evaporated. Using a resist mask, a portion of the p-type electrode which is located in the central portion of the ridge and the p-GaAs contact layer 77 underlying that portion of the p-type electrode are removed, thereby forming an

upper electrode 83. Subsequently, the GaAs substrate 70, after having its rear side polished to a thickness of $100 \mu\text{m}$, is formed underneath with an n-side electrode (Ge-containing Au) 85. Next, a heat treatment is carried out in an Ar atmosphere at 450°C for 15 minutes. Subsequently, the substrate 70 is scribed to obtain chips. Each individual chip is then housed in a resin package.

[0044] According to the fourth embodiment thus configured, reducing the PH_3 partial pressure at the growth of the p-type current diffusing layer 76 allows protrusions (irregularities) to be formed on the surface of that current diffusing layer and the angle between the surface of the resulting conical protrusions and the base to be made larger than 30 degrees. In the fourth embodiment, as in the first embodiment, the light output efficiency can therefore be increased. Although the laser diode of the fourth embodiment is adapted to emit red light, this is not restrictive. We confirmed the above effects for other laser diodes than red diodes.

[0045] The p-type GaAs contact layer 77 need not necessarily be removed; however, if it absorbs light of the emitted wavelength, it should preferably be removed.

[Fifth Embodiment]

[0046] FIGS. 9A, 9B and 9C are sectional views, in the order of steps of manufacture, of a green LED according to a fifth embodiment of the present invention.

[0047] First, as shown in FIG. 9A, onto an n-type GaAs substrate 110 of $250 \mu\text{m}$ in thickness, an n-type GaAs buffer layer 11 of $0.5 \mu\text{m}$ in thickness is grown by means of MOCVD using AsH_3 as a group V element source gas. After that, by means of MOCVD using PH_3 as a group V element source gas and under conditions of a PH_3 partial pressure of 200 Pa and a total pressure of $5 \times 10^3 \text{ Pa}$, an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 112 of $0.6 \mu\text{m}$ in thickness, an undoped InGaAlP active layer 113 of $1.0 \mu\text{m}$ in thickness, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 114 of $1.0 \mu\text{m}$ in thickness and a p-type InGaP current diffusing layer 115 of $1.0 \mu\text{m}$ in thickness are grown in sequence. Subsequently, a p-type GaAs contact layer 116 of $0.1 \mu\text{m}$ in thickness is grown by means of MOCVD using AsH_3 as a group V element source gas. Each of the epitaxial layers from the buffer layer 111 to the contact layer 116 is grown in succession in the same chamber.

[0048] Next, as shown in FIG. 9B, an antireflection film 117 is formed, which features this embodiment. That is, the antireflection film 117 having a refractive index of 2.0 and prepared by adding TiO_2 to a polyimide resin is formed on the contact layer 116 by spin coating and its surface is then press shaped by a metal mold having protrusions which are less in size than the wavelength of emitted light. Thereby, the surface roughness (PV value ($\text{max} - \text{min}$)) of the antireflection film 117 is set to be less than the wavelength of emitted light. Here, the PV value refers to the distance (height) between the peak

and the valley of each protrusion.

[0049] Next, the antireflection film 117 is formed on top with a resist mask (not shown) and then removed by RIE in the place where an upper electrode is to be formed. The resist mask is then removed. Subsequently, as shown in FIG. 9C, an electrode material (Zn-containing Au) is evaporated onto the antireflection film 117 and the exposed contact layer 116 and then patterned using a resist mask (not shown), thus forming the upper electrode (p-side electrode) 118. The pattern of the p-side electrode 118 remains unchanged from that shown in FIG. 3.

[0050] Next, the GaAs substrate 110 has its rear side polished to a thickness of 100 μm and then formed underneath with a lower electrode 119 (Ge-containing Au) serving as the n-side electrode. After that, the resulting structure is subjected to a heat treatment in an Ar atmosphere at 450°C for 15 minutes. Subsequently, the substrate 110 is scribed to obtain chips. Each individual chip, after wire bonding, is encapsulated with epoxy-based resin (n is about 1.5).

[0051] Thus, according to the sixth embodiment, by causing the surface of the antireflection film 117 to become roughened, the light output efficiency was increased from about 20% (the value of the conventional device) to about 30%. That is, the light output efficiency was increased by a factor of 1.15 in comparison with the conventional device. That the light output efficiency can be increased by such an amount without changing the basic device structure is extremely advantageous to LEDs.

[0052] FIG. 10 shows the relationship between the PV value and the light output efficiency. As the PV value increases, the light output efficiency increases. When the PV value exceeds 50 nm, the light output efficiency becomes 1.5 or more. When the PV value exceeds 200 nm, the light output efficiency becomes about 2 and remains almost constant. FIG. 11 shows the relationship between the PV values corresponding to wavelengths including the wavelength of emitted light and the light output efficiency. At PV values corresponding to wavelengths shorter than 640 nm, the emitted wavelength, a sufficient light output efficiency is obtained. However, when the PV value increases above the value corresponding to the emitted wavelength, the light output efficiency decreases sharply. Therefore, the PV value should preferably be ranged from 200 nm to less than a value corresponding to the emitted wavelength.

[0053] Note that all the protrusions and recesses need not necessarily meet the requirement that the PV value be ranged from 200 nm to a value corresponding to the emitted wavelength and most of them (for example, not less than 90%) have only to meet the requirement. That is, even if the protrusions and recesses are formed so as to satisfy the requirement that $200 \text{ nm} \leq \text{PV} \leq \text{emitted wavelength}$, some of them may be outside the range. If the percentage of such protrusions and recesses is low enough, no problem will arise.

[0054] FIG. 12 shows the relationship between the light output efficiency and the refractive index when the surface of the antireflection film is made rough. This indicates the percentage of light that is output from a surface of the antireflection film when light falls on the other surface of that film at an angle of incidence of -90 to +90 degrees. From FIG. 12 it can be seen that, when reference is made to the light output efficiency at a refractive index of 1.5 (the same as that of the underlying semiconductor layer), the light output efficiency is increased by about 50% at a refractive index of 2.0 (this embodiment) and by about 100% at a refractive index of 2.5.

[0055] FIG. 13 shows the relationship between the light output efficiency and the refractive index when the surface of the antireflection film is smoothed. In this case, the light output efficiency is increased by 8% at a refractive index of 2.0. Even at a refractive index of 2.5, an increase in the light output efficiency is as low as 9%. From this it can be seen that, in order to increase the light output efficiency, it is necessary not only to increase the refractive index of the antireflection film but also to make its surface rough.

[0056] Our experiments confirmed that the light output efficiency was increased sufficiently by setting the surface roughness (PV value (max - min)) of the antireflection film to emitted wavelength λ or less. Further, our experiments confirmed that, as the surface topology of the antireflection film, the formation of cones or polygonal pyramids (triangular pyramids, rectangular pyramids, hexagonal pyramids, etc.) at a pitch of 0.5λ or less offered more successful results.

[0057] Thus, according to this embodiment, the probability of incident light suffering total internal reflections at the interface between the top layer of the semiconductor multilayer structure including a light emitting layer and the transparent resin can be reduced by forming an antireflection film whose surface is rough on the light output side of the semiconductor multilayer structure. Also, it becomes possible to increase the light output efficiency significantly by setting the surface roughness of the antireflection film to the emitted wavelength or less. In addition, by setting the refractive index of the antireflection film between that of the transparent resin used for device packaging and that of the top layer of the semiconductor multilayer structure, the effect of increasing the light output efficiency can be enhanced further.

[0058] Here, in the conventional device, the semiconductor multilayer structure has a refractive index of about 3.5 and the transparent resin for plastic encapsulation has a refractive index of about 1.5 and hence there is a large difference in refractive index between them. In this case, the critical angle associated with total reflection of light traveling from the semiconductor multilayer structure to the transparent resin is small. In this embodiment, the critical angle associated with total reflection can be made large by interposing between the semiconductor multilayer structure and the transparent

resin an antireflection film whose refractive index (1.5 to 3.5) is intermediate between their refractive indices. Thereby, the light output efficiency can be increased. Moreover, the light output efficiency can be further increased by making the antireflection film surface rough.

[0059] The emitted wavelength of the LED is not restricted to the wavelength of green light. The above effects were also confirmed by products adapted for visible light other than green light. Concerning the shape of protrusions and recesses (irregularities) of the antireflection film which are of the size of less than the emitted wavelength, we confirmed that any of surface configurations shown in FIGS. 14A to 14E allowed the light output efficiency to be increased.

[0060] Besides InGaAlP, an InGaAlAs-based material, an AlGaAs-based material or a GaP-based material may be used as the LED material. Further, to prepare the antireflection film, TiO_2 , TaO_2 or ZrO_2 may be added to acrylic resin.

[Sixth Embodiment]

[0061] FIG. 15 is a sectional view of a green LED according to a sixth embodiment of the present invention.

[0062] In this embodiment, the conductivity type of each semiconductor layer is made opposite to that of the corresponding semiconductor layer in the fifth embodiment. The method of manufacture is substantially the same as in the fifth embodiment. That is, onto a p-type GaAs substrate 120 of 250 μm in thickness, a p-type GaAs buffer layer 121 of 0.5 μm in thickness, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 122 of 0.6 μm in thickness, an undoped $\text{In}_{0.5}(\text{Ga}_{0.55}\text{Al}_{0.45})_{0.5}\text{P}$ active layer 123 of 1.0 μm in thickness, an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 124 of 1.0 μm in thickness, an n-type InGaP current diffusing layer 125 of 1.0 μm in thickness and an n-type GaAs contact layer 126 of 0.1 μm in thickness are grown in the same chamber.

[0063] As in the fifth embodiment, an antireflection film 127 having a refractive index of 2.0 is formed on the contact layer 126 by spin coating and then subjected to press shaping using a metal mold so that its surface becomes roughened. A portion of the antireflection film 127 is removed in the place where an electrode is to be formed and an upper electrode (n-side electrode) 128 is formed on the exposed portion of the contact layer 126. The GaAs substrate 120 is formed underneath with a lower electrode (p-side electrode) 129. The resulting wafer is scribed to obtain chips. Each chip is encapsulated with resin material after having been subjected to a wire bonding step.

[0064] Even with such a structure, the light output efficiency was increased by a factor of about 2.5 as in the sixth embodiment. The same effects were also confirmed by products adapted for visible light other than green light. Further, we confirmed that any of the surface configurations shown in FIGS. 14A to 14E allowed the light output efficiency to be increased.

[Seventh Embodiment]

[0065] In FIG. 8, there is illustrated, in sectional view, the structure of a surface-emitting LD according to a seventh embodiment of the present invention.

[0066] First, on an n-type GaAs substrate 130 of 250 μm in thickness are sequentially grown an n-type GaAs buffer layer 131 of 0.5 μm in thickness and a multilayer reflecting layer 132 consisting of stacked n- $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ /n-GaAs films. Subsequently, an n-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 133 of 0.6 μm in thickness, an undoped MQW active layer 134 of $\text{In}_{0.5}(\text{Ga}_{0.55}\text{Al}_{0.45})_{0.5}\text{P}/\text{In}_{0.5}\text{Ga}_{0.5}\text{P}$, and a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ cladding layer 135 of 0.6 μm in thickness are grown in sequence. Subsequently, a multilayer reflecting layer 136 consisting of stacked p- $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ /p-GaAs films, a p-type $\text{In}_{0.5}\text{Al}_{0.5}\text{P}$ current diffusing layer 137 of 1.0 μm in thickness and a p-type GaAs contact layer 138 of 0.1 μm in thickness are grown in sequence. The epitaxial layers from the buffer layer 131 to the contact layer 138 are grown in the same chamber.

[0067] Next, a resist mask in the form of a stripe is formed on the contact layer 138. After that, the layers through the n-type cladding layer 133 are then etched away using the resist mask to thereby form a laser ridge. Subsequently, an SiO_2 insulating film 141 of 0.5 μm is formed except the top of the ridge and then a p-type electrode (Zn-containing Au) is evaporated. Using a resist mask, an upper electrode 142 is then formed. The upper electrode 142 comes into contact with the peripheral portion of the contact layer 138 and the central portion of the contact layer is exposed.

[0068] Next, an antireflection film 144 having a refractive index of 2.0 and prepared by adding TiO_2 to polyimide resin is formed on the contact layer 116 by spin coating and its surface is then press shaped by a metal mold having protrusions which are less in size than the wavelength of emitted light. Thereby, the surface roughness (PV value (max - min)) of the antireflection film 117 is made smaller than the wavelength of emitted light. Afterward, the unnecessary portion of the antireflection film 144 is removed.

[0069] Next, the GaAs substrate 130 has its rear side polished to a thickness of 100 μm and then formed underneath with an n-side electrode (Ge-containing Au) 143. After that, the resulting structure is subjected to a heat treatment at 450°C for 15 minutes in an Ar atmosphere. Subsequently, the resulting wafer is scribed to obtain chips. Each individual chip is assembled and housed in a package made of epoxy-based resin (n is about 1.5).

[0070] In this embodiment, as in the fifth embodiment, the light output efficiency can be increased significantly by forming the antireflection film 144 which is intermediate in refractive index between the underlying semiconductor layers and the sealing resin and has its surface made rough. Concerning the surface topology of the antireflection film, we confirmed that any of surface

configurations shown in FIGS. 14A to 14E allowed the light output efficiency to be increased as in the fifth embodiment.

[0071] Besides InGaAlP, an InGaAlAs-based material, an AlGaAs-based material or a GaP-based material may be used as the semiconductor material. Further, to prepare the antireflection film, TiO_2 , TaO_2 or ZrO_2 may be added to acrylic resin.

[Modifications]

[0072] The present invention is not restricted to the embodiments described so far. Although, in the first and fourth embodiments, the PH_3 partial pressure is set at 10 Pa to make the crystal surface rough, it may lie in the range of 1 to 20 Pa. In the third embodiment, to make the crystal surface rough, annealing is performed with AsH_3 introduced. The gas used on annealing is not restricted to AsH_3 . Any other gas may be used provided that it contains hydrogen and a group V element different from a group V element that constitutes the semiconductor layer whose surface is to be roughened. The method of making the crystal surface rough is not restricted to reducing the PH_3 partial pressure and annealing after crystal growth. It is also possible to process randomly the surface of the semiconductor layer with a grinder having a point angle of less than 120 degrees.

[0073] The protrusions need not be restricted to circular cones but may be pyramidal ones, such as triangular pyramids, square pyramids, hexagonal pyramids, etc. The protrusions need not necessarily be formed over the entire surface on the light output side. However, it is desired that the percentage of the area occupied by the protrusions on the light output surface be as large as possible. If the percentage is 50% or more, a satisfactory result will be obtained.

[0074] The light output efficiency is proportional to the occupied area; thus, if the occupied area by protrusions is 50% or less, the light output efficiency will be halved (1.1 times or less). If the pitch of the protrusions is in a range of 0.2 to 0.5 μm , the light output efficiency is reduced (1.1 times or less), if the pitch is less than 0.2 μm , the graded index effect will occur.

[0075] In the fifth, sixth and eighth embodiments, a metal mold having protrusions and recesses is used to make the surface of the antireflection film rough; instead, it is also possible to roughen the surface of an antireflection film already formed with a grinder. In this case, various materials other than resin can be used for the antireflection film.

[0076] The requirement that the surface roughness (PV value) be ranged from 200 nm to emitted wavelength is not necessarily applied to the antireflection film alone. The requirement may be applied to any other layer on the light output side of the semiconductor multilayer structure. Specifically, the requirement may be applied to the current diffusing layer or the contact layer. That is, in the first through fourth embodiments, the sur-

face roughness (PV value) of the roughened surface may be set to emitted wavelength or less. Further, the requirement that the surface roughness (PV value) be the emitted wavelength or less and the requirement that α be 30 degrees or more may both be satisfied.

[0077] If current can be diffused sufficiently to regions other than just below the upper electrode between the upper electrode and the active layer, the current diffusing layer is not necessarily required; it may be omitted.

The materials, compositions and thickness of semiconductor layers forming a light emitting device may be changed according to specifications.

[0078] Although the embodiments have been described taking transparent resin-based encapsulation by way of example, this is not restrictive. In the case of no resin-based encapsulation, it is air that comes directly into contact with the antireflection film. In this case as well, since there is a large difference in refractive index between the semiconductor multilayer structure and air, the effect of increasing the light output efficiency resulting from the formation of the antireflection film could be expected likewise.

Claims

1. A surface-emitting semiconductor light emitting device characterized by comprising;

a substrate (10, 50) having a major surface;
a semiconductor multilayer structure formed on the major surface of the substrate (10, 50) and including a light emitting layer (13, 53), emitted light being output from the opposite surface of the multilayer structure from the substrate (10, 50); and
a plurality of protrusions formed on the light output surface of the semiconductor multilayer structure, the angle between the base and side of each protrusion being set to between 30 and 70 degrees.

2. The device according to claim 1, characterized in that the semiconductor multilayer structure has a double heterostructure in which an active layer (13) is sandwiched between cladding layers (12, 14), a transparent electrode (23) is formed on the opposite cladding layer (14) of the double heterostructure from the substrate (10), and the protrusions are formed on the cladding layer (14) immediately under the transparent electrode (23).

3. The device according to claim 1, characterized in that the semiconductor multilayer structure has a double heterostructure in which an active layer (53) is sandwiched between cladding layers (52, 54), a current diffusing layer (55) is formed on the opposite cladding layer (54) of the double heterostructure

from the substrate (50), and the protrusions are formed on the surface of the current diffusing layer (55).

4. The device according to claim 1, characterized in that the protrusions are conical or pyramidal in shape. 5
5. The device according to claim 1, characterized in that the percentage of the area occupied by the protrusions on the light output surface side is 50% or more. 10
6. The device according to claim 1, characterized in that the protrusions are provided periodically and their period is 0.5 μm or more. 15
7. The device according to claim 2, characterized in that the active layer (13) is made of InGaAlP and the cladding layers (12, 14) are each made of InAlP. 20
8. The device according to claim 1, characterized in that 90% or more of the protrusions satisfy the requirement that the angle between their base and side be set to between 30 and 70 degrees. 25
9. A surface-emitting semiconductor light emitting device characterized by comprising:
a substrate (10, 50, 110) having a major surface; and
a semiconductor multilayer structure formed on the major surface of the substrate (10, 50, 110) and including a light emitting layer (13, 53, 113), light being output from the opposite surface of the semiconductor multilayer structure and the light output surface having been subjected to a roughening process so that a large number of protrusions and recesses is formed thereon, the distance between the peak and valley of each protrusion and recess being set to between 50 nm and the wavelength of light emitted by the light emitting layer (13, 53, 113). 30
35
40
10. The device according to claim 9, characterized in that the semiconductor multilayer structure has a double heterostructure in which an active layer (13) is sandwiched between cladding layers (12, 14), a transparent electrode (23) is formed on the opposite cladding layer of the double heterostructure from the substrate (10), and the surface of the cladding layer (14) immediately under the transparent electrode (23) has been subjected to the roughening process. 45
50
11. The device according to claim 9, characterized in that the semiconductor multilayer structure has a double heterostructure in which an active layer (53) 55

is sandwiched between cladding layers (52, 54), a current diffusing layer (55) is formed on the opposite cladding layer (54) of the double heterostructure from the substrate (50), and the surface of the current diffusing layer (55) has been subjected to the roughening process.

12. The device according to claim 10, characterized in that the active layer (13) is made of InGaAlP and the cladding layers (12, 14) are each made of InAlP.
13. The device according to claim 9, characterized in that the protrusions and recesses are formed periodically and their period is set to 0.5 λ or less where λ is the wavelength of the emitted light.
14. A surface-emitting semiconductor light emitting device characterized by comprising:
a substrate (110) having a major surface;
a semiconductor multilayer structure formed on the major surface of the substrate (110) and including a light emitting layer (113), light being output from the opposite surface of the multilayer structure from the substrate (110); and
an antireflection film (117) formed on the light output surface of the semiconductor multilayer structure and having its surface roughened so that a large number of protrusions and recesses is formed thereon, the distance between the peak and valley of each protrusion and recess being set to between 50 nm and the wavelength of light emitted by the light emitting layer (113).
15. The device according to claim 14, characterized in that the refractive index of the antireflection film (117) is set higher than that of transparent resin which is applied to the light output surface of the semiconductor multilayer structure but lower than that of the top layer (116) of the semiconductor multilayer structure.
16. The device according to claim 14, characterized in that the semiconductor multilayer structure has a double heterostructure in which an active layer (113) is sandwiched between cladding layers (112, 114) and a current diffusing layer (115) is formed on the opposite cladding layer (114) of the double heterostructure from the substrate (110).
17. The device according to claim 16, characterized in that the active layer (113) is made of InGaAlP and the cladding layers (112, 114) are each made of InAlP.
18. The device according to claim 14, characterized in that the protrusions and recesses are formed periodically and their period is set to 0.5 λ or less where

λ is the wavelength of the emitted light.

19. A surface-emitting semiconductor light emitting device **characterized by** comprising:

5 a substrate (110) having a major surface;
 a semiconductor multilayer structure formed on the major surface of the substrate (110) and including a light emitting layer (113), light being output from the opposite surface of the multilayer structure from the substrate (110);
 10 a first electrode (118) formed in selected areas of the light output surface of the semiconductor multilayer structure;
 an antireflection film (117) formed on the light output surface of the semiconductor multilayer structure except the areas of the first electrode (118) and has its surface roughened so that a large number of protrusions and recesses is formed thereon; and
 15 a second electrode (119) formed over the entire rear surface of the substrate (110), the distance between the peak and valley of each protrusion and recess being set to between 50 nm and the wavelength of light emitted by the light emitting layer (113).
 20
 25

20. The device according to claim 19, **characterized in** that the refractive index of the antireflection film (117) is set higher than that of transparent resin which is applied to the light output surface of the semiconductor multilayer structure but lower than that of the top layer (116) of the semiconductor multilayer structure.
 30
 35

21. The device according to claim 19, **characterized in** that the semiconductor multilayer structure has a double heterostructure in which an active layer (113) is sandwiched between cladding layers (112, 114) and a current diffusing layer (115) is formed on the opposite cladding layer (114) of the double heterostructure from the substrate (110).
 40

22. The device according to claim 21, **characterized in** that the active layer (113) is made of InGaAlP and the cladding layers (112, 114) are each made of InAlP.
 45

23. The device according to claim 19, **characterized in** that the protrusions and recesses are formed periodically and their period is set to 0.5λ or less where λ is the wavelength of the emitted light.
 50

24. A surface-emitting semiconductor light emitting device **characterized by** comprising:
 55

a substrate (110) made of a compound semiconductor of a first conductivity type;

a double heterostructure formed on the substrate (110) and comprised of a cladding layer (112) of the first conductivity type, an active layer (113), and a cladding layer (114) of a second conductivity type;

a current diffusing layer (115) of the second conductivity type formed on the cladding layer (114) of the second conductivity type of the double heterostructure;

a contact layer (116) of the second conductivity type formed on the current diffusing layer (115); an upper electrode (118) selectively formed on the contact layer (116);

a lower electrode (119) formed on the rear surface of the substrate (110); and

an antireflection film (117) formed on the contact layer (116) except its portions where the upper electrode (118) is formed,

the antireflection film (117) having its surface roughened so that a large number of protrusions and recesses is formed thereon and the distance between the peak and valley of each protrusion and recess being set to between 50 nm and the wavelength of light emitted by the light emitting layer (113).




FIG. 1A




FIG. 1B




FIG. 1C

FIG. 2




FIG. 3





FIG. 4




FIG. 5




FIG. 8









FIG. 7






FIG. 10




FIG. 11




FIG. 12




FIG. 13

FIG. 14A




FIG. 14B



FIG. 14C




FIG. 14D




FIG. 14E






FIG. 15




FIG. 16



(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 15.10.2003 Bulletin 2003/42

(51) Int Cl.7: **H01L 33/00**

(43) Date of publication A2:
02.01.2003 Bulletin 2003/01

(21) Application number: 02254439.9

(22) Date of filing: 25.06.2002

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
 MC NL PT SE TR**
 Designated Extension States:
AL LT LV MK RO SI

- Sekiguchi, Hideki, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)
- Yamashita, Atsuko, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)
- Takimoto, Kazuhiro, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)
- Takahashi, Koichi, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)

(30) Priority: 25.06.2001 JP 2001191724
27.09.2001 JP 2001297042

(71) Applicant: **Kabushiki Kaisha Toshiba**
Tokyo 105-8001 (JP)

(72) Inventors:
• Yoshitake, Shunji, c/o I.P.D. Toshiba K.K.
Tokyo 105-8001 (JP)

(74) Representative: **Granleese, Rhian Jane**
Marks & Clerk,
57-60 Lincoln's Inn Fields
London WC2A 3LS (GB)

(54) **Semiconductor light emitting device**

(57) A semiconductor light emitting device is disclosed in which a semiconductor multilayer structure (11 to 16) including a light emitting layer (13) is formed on a substrate (10) and light is output from the opposite surface of the semiconductor multilayer structure (11 to

16) from the substrate (10). The light output surface is formed with a large number of protrusions in the form of cones or pyramids. To increase the light output efficiency, the angle between the side of each protrusion and the light output surface is set to between 30 and 70 degrees.




FIG. 1B



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 02 25 4439

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	WO 01 18883 A (OSRAM OPTO SEMICONDUCTORS) 15 March 2001 (2001-03-15) * page 6-8 *	1-8	H01L33/00
X	US 6 091 085 A (LESTER S) 18 July 2000 (2000-07-18) * column 4, line 32 - column 5, line 18 *	1-8	
X	US 5 779 924 A (KISH F ET AL) 14 July 1998 (1998-07-14) * column 3, line 53 - column 7, line 45 *	9-13	
X	US 5 898 192 A (GERNER J) 27 April 1999 (1999-04-27) * column 2, line 49 - column 5, line 16 *	9-13	
X	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 10, 30 November 1995 (1995-11-30) & JP 07 183575 A (HITACHI CABLE LTD), 21 July 1995 (1995-07-21) * abstract *	9-13	
X	WINDISCH R ET AL: "40% efficient thin film surface textured LEDs" TRANSACTIONS ON ELECTRON DEVICES, 2000, vol. 47, pages 1492-1498, XP000958488 ISSN: 0018-9383 * the whole document *	9-13	
A	WO 01 24280 A (OSRAM OPTO SEMICONDUCTORS) 5 April 2001 (2001-04-05) * the whole document *	1-8	
A	EP 0 404 565 A (MITSUBISHI CHEM IND) 27 December 1990 (1990-12-27) * the whole document *	14-24	
The present search report has been drawn up for all claims			

TECHNICAL FIELDS
SEARCHED (Int.Cl.7)

H01L

-/--

The present search report has been drawn up for all claims

Place of search

THE HAGUE

Date of completion of the search

26 August 2003

Examiner:

van der Linden, J.E.

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
C : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 02 25 4439

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 12, 29 October 1999 (1999-10-29) & JP 11 204840 A (NICHIA CHEM IND), 30 July 1999 (1999-07-30) * abstract *	14-24	
A	US 4 225 380 A (WICKENS J) 30 September 1980 (1980-09-30) * the whole document *	14-24	
A	PATENT ABSTRACTS OF JAPAN vol. 013, no. 110 (E-728), 16 March 1989 (1989-03-16) & JP 63 283174 A (OMRON CO), 21 November 1988 (1988-11-21) * abstract *	14-24	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 26 August 2003	Examiner van der Linden, J.E.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p> I : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document </p>			



European Patent
Office

Application Number

EP 02 25 4439

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☐ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☒ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☐ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



European Patent
Office

LACK OF UNITY OF INVENTION
SHEET B

Application Number
EP 02 25 4439

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1-8

Surface-emitting semiconductor light emitting device with a plurality of protrusions formed on its light output surface, the angle between the base and the side of each protrusion being set to between 30-70 degrees

2. Claims: 9-24

Surface-emitting semiconductor light emitting device with a plurality of protrusions formed on its light output surface, the distance between the peak and the valley of each protrusion being set to between 50 nm and the wavelength of the emitted light

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 02 25 4439

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

26-08-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
WO 0118883	A	15-03-2001	DE	19943406 A1	12-04-2001
			CN	1390364 T	08-01-2003
			WO	0118883 A1	15-03-2001
			EP	1210737 A1	05-06-2002
			TW	495997 B	21-07-2002
US 6091085	A	18-07-2000	JP	11274568 A	08-10-1999
US 5779924	A	14-07-1998	DE	19709228 A1	25-09-1997
			GB	2311413 A ,B	24-09-1997
			JP	10004209 A	06-01-1998
			SG	54385 A1	16-11-1998
US 5898192	A	27-04-1999	DE	19537544 A1	10-04-1997
			JP	9116190 A	02-05-1997
JP 07183575	A	21-07-1995	NONE		
WO 0124280	A	05-04-2001	DE	19947030 A1	19-04-2001
			CN	1376315 T	23-10-2002
			WO	0124280 A1	05-04-2001
			EP	1222696 A1	17-07-2002
			JP	2003510853 T	18-03-2003
EP 0404565	A	27-12-1990	JP	2953468 B2	27-09-1999
			JP	3024771 A	01-02-1991
			DE	69008931 D1	23-06-1994
			DE	69008931 T2	08-12-1994
			EP	0404565 A1	27-12-1990
			KR	179952 B1	20-03-1999
			US	5040044 A	13-08-1991
JP 11204840	A	30-07-1999	NONE		
US 4225380	A	30-09-1980	NONE		
JP 63283174	A	21-11-1988	NONE		